The pad-extended on chip (PEC) light-emitting diodes (LEDs) were fabricated and characterized by using an ultra-thin silicon oxide (SiO 2 ) film as a passivation layer. The SiO 2 thin film was deposited on the GaN mesa edge using plasma-enhanced chemical vapor deposition (PECVD) by varying deposition temperature from 150 to 350°C. Atomic force microscopy (AFM), a scanning electron microscope (SEM) and leakage current were employed to analyze the influence of deposition temperature on the structural properties of SiO 2 films. AFM measurements demonstrate that the SiO 2 surface roughness was larger at a lower deposition temperature than a higher temperature. Forward voltage (V f ) characteristics of these PEC LEDs were detected and recorded for continuous ten thousand probe times. The curve of V f remained stable at temperatures of 150, 200 and 250°C. A metal-insulator-metal structure using 250°C-deposited SiO 2 as the dielectric indicates the leakage current density was close to 10 −8 A cm −2 with the minimum one lower than 10 −12 A cm −2
Reliability improvement of pad-extended on chip light-emitting diodes using an ultra-thin passivation layer
Introduction
For lighting applications, in the past incandescent lamps and fluorescent lamps were the two most commonly used light sources in our daily life. However, incandescent lamps consume large power with short life-times. Fluorescent lamps contain the toxic substance mercury that is harmful to environment. GaN-based LEDs have attracted much attention because of their high-efficiency, long life-time, and environmental friendliness. LEDs have been regarded as a promising candidate for lighting technology because of their application in back lighting in liquid-crystal displays, full-color display, traffic light lamps, and solid-state lighting. [1] [2] [3] [4] [5] It is due to the wide band gap (3.4 eV), high breakdown voltage (>5 × 10 6 V cm −1 ), unique chemical and thermal stability possessed by GaN. Many researches widely study pad-extended on chip (PEC) LEDs because that pad extension chip improves lightextraction efficiency better than conventional GaN-LEDs. Therefore, PEC LEDs could be used in high-power and high-efficiency LEDs. 6, 7) With the electrical contacts out of the way, more of the chip surface is available to emit light. PEC LEDs exhibit many advantages in simplifying design and manufacturing. In PEC LEDs, with an upside-down configuration and a contact-free front surface, the N, P pad are soldered to the submount at the rear of the LED. Since the electrical contacts are on the bottom, there is no need for the wire-bonds that are required to connect with the electrical contacts on the top of a lateral LED. 8) In a PEC luminescent mechanism, photons could be emitted through the transparent sapphire substrate by reflecting light on the p-contact metal layers.
9) The structure of the reflecting film was usually an argentum or titanium dioxide film. The photo extraction efficiency of the GaN-based LED is limited mainly by the large difference in refractive index between the GaN film and the surrounding air. [10] [11] [12] [13] The photon extraction efficiencies of the top-emitting and PEC are still low due to the trapping of light inside the LEDs. A PEC structure has been introduced to try to reduce the loss of photons due to the internal reflection at the interface of the top layer of p-type GaN and air. 14) Some authors reported the probability of photons finding the escape cone can be increased due to the textured p-type surface. The increase in light-extraction efficiency by surface texturing is attributed to angular randomization by photon recycling. [15] [16] [17] GaN field effect transistors (FETs) and AlGaN/GaN heterostructure FETs have been reported, in which the Schottky gate barrier still limits the swing voltage and gate leakage. [18] [19] [20] It can be solved by metal-oxide-semiconductor (MOS) structures and efforts have been made in pursuit of high quality gate insulators, such as silicon oxide (SiO 2 ) and silicon nitride (SiN x ). The report of Ref. 21 on SiO 2 -passivated GaN Schottky diode photodetectors has shown that the SiO 2 -GaN interface has excellent quality as evidenced by a record low dark leakage current in these devices. Reference 22 proposed SiO 2 cones on p-type GaN by using a simple wet-etching process and investigated the effects of size and coverage of the SiO 2 cones on the output power performance of GaN-based LEDs. The light output increases with an increase in the size of the cones. The LEDs fabricated with the cones exhibit 5.8%-8.4% higher light output power (at an injection current of 20 mA) than those without the SiO 2 cones. 22) Therefore, the SiO 2 used in PEC LED structures can be expected to play an important role in its structural and optoelectronic properties. The reliable SiO 2 layer in PEC LEDs, however, is not well reported.
In the present study, we have fabricated GaN-based PEC LEDs using an ultra-thin SiO 2 film as a passivation layer to cover the GaN mesa edge. The ultra-thin SiO 2 film is prepared using PECVD by varying the deposition temperature from 150 to 350°C. The structure of SiO 2 and the reliability of PEC LEDs has also been discussed.
Experimental section
The LED epitaxial layers were grown on the c-axis of the sapphire substrate by metal-organic chemical vapor deposition (MOCVD). The epitaxial layers contained within a 30 nm GaN nucleation layer, a 4 μm n-GaN:Si layer, five pairs of InGaN/GaN multiple quantum wells, and a 1.2 μm p-GaN:Mg layer. Then, the mesa area was defined by inductively coupled plasma dry etching. An ultra-thin SiO 2 film of 20 nm was deposited upon the p-GaN:Mg layer as a passivation layer via PECVD using a silane/nitrogen (SiH 4 /N 2 ) mixture as the process gas and N 2 O gas as the carry gas. SiH 4 and N 2 O were used as precursor source for silicon and oxygen. The deposition temperature was varied from 150 to 350°C. Indium-tin oxide was deposited upon the mesa area as a transparent conductive layer. The Au/Sn layers for both n-and p-contact were deposited on to the PEC LED. The PEC LEDs used in this work are planar type, and its schematic diagram is given and illustrated in Fig. 1 .
The surface roughness and morphologies of the deposited SiO 2 thin films was measured using atomic force microscopy (AFM, Veeco Dimension 3100) and a scanning electron microscope (SEM, JEOL JSM-6700P). The average surface roughness of the topographical was calculated on an area of 1 μm × 1 μm. All measurements were performed at room temperature. For characterizing the optoelectronic performance, we drove the PEC LEDs at 10 mA injection current and monitored the forward voltage (V f ) variation of these device. The variation in V f is recorded under continuous ten thousand times driving. The light output power and far-field radiation patterns were measured using the integrated sphere and a closed black-box with a calibrated power meter. Reliability is evaluated by a life-time test of the PEC LEDs. Humidity and temperature under the atmosphere was controlled at around 80% relative humidity and 80°C. Electrical data were recorded every 200 h.
Results and discussion
The dependence of surface morphology of the SiO 2 film on the various deposition temperature was examined by AFM. Figures 2(a)-2(e) show AFM images of the SiO 2 film. The rms roughness of the surface is similar to the roughness average, the only difference being the mean squared absolute values of the surface roughness profile. The rms are 3.17 nm, 2.21 nm, 1.67 nm, 1.24 nm and 1.09 nm for the SiO 2 film deposited at 150°C, 200°C, 250°C, 300°C, and 350°C, respectively. For the ultra-thin SiO 2 film, the roughness gradually decreases from 3.17 nm to 1.09 nm when the deposition temperature varies from 150°C to 350°C. AFM measurements demonstrate that the SiO 2 surface roughness was larger at a lower deposition temperature than higher temperature. Reference 23 described that the high temperature can stimulate the migration of grain boundaries and cause the coalescence of more grains during the annealing processes. Reference 24 further indicated that at a high temperature, more energy should be available for the atoms to acquire so that they may diffuse and occupy the correct site in the crystal lattice and grains with lower surface energy. The observation of surface roughness by AFM corresponds to the top view image of the SEM, as shown in the Figs. 3(a)-3(e). The SEM images revealed that the surface morphology of the SiO 2 film depends on the deposition temperature. At a lower temperature of 150°C and 200°C, many nucleations appear on the surface. Surface morphology becomes smooth for the deposition temperature above 250°C. The smooth surface morphology allows SiO 2 to offer a favorable interface for following the post-deposited film. The SiO 2 film discussed above is employed as the passivation layer to cover the GaN mesa edge in the PEC LED structure. Figure 4 illustrates the V f characteristics of PEC LEDs vs. the probe times depending on the various deposition temperatures of SiO 2 . V f had been recorded for continuous ten thousand probe times at 10 mA current driving. The curve of V f remained stable at temperatures of 150°C, 200°C and 250°C. The curve of V f shows, in contrast, an uptrend while the temperature is 300°C and 350°C. It reveals that the leakage current occurring in the PEC LED will cause a decrease in the current flowing through the LED structure and a higher dynamic resistance. Therefore, the V f becomes higher with increasing probe times. Meanwhile, these PEC LEDs are always fail easy during the following fabrication process. The PEC LEDs have a higher efficiency than conventional LEDs, but their structure is relatively complex. Especially as the PEC LEDs demand a passivation layer to cover the GaN mesa edge, which prevents charge accumulation at the GaN surface. Excess charge accumulation leads to a path for current flow between N-and P-GaN. Using the favorable deposition temperature of 250°C, the SiO 2 film has efficiently passivated the GaN mesa edge and prevented charge accumulation at the surface.
Reference 25 characterized that the SiO 2 had an electronichole feature when it's defect existed. This performance caused curvature distribution in the forward current when it was electronic diffused in PEC LED element that charge accumulated SiO 2 . The experimental results shown in Fig. 4 indicated a similar phenomenon. Reference 26 examined the rapid thermal annealing (RTA) in a vacuum on the properties of thermally grown SiO 2 by means of a high field FowlerNordheim tunneling injection. The RTA process anneals the original electron traps existing in as-grown oxides while also introducing a positive charge manifested as an electron. Consequently, the V f of the two PEC LEDs with a 300°C and 350°C SiO 2 passivation layer increases monotonically with the probe times to the saturation level in Fig. 4 . Figure 5 illustrates the power output degradation recorded for the PEC LEDs driven at 700 mA for 1000 h in 80°C. It is found that the 250°C-deposited SiO 2 passivation layer effectively stabilizes the PEC LED in the reliability test. A metal-insulator-metal (MIM) structure using 250°C-deposited SiO 2 as the dielectric is fabricated to investigate the leakage current. The leakage current with the Au/Pt/SiO 2 (20 nm)/Au/Pt structure was determined at a frequency of 100 kHz by applying the voltage in a step of 1 V from −15 to 15 V. The leakage current density was close to 10 −8 A cm . The relative dielectric constant of SiO 2 (20 nm) was obtained with the MIM structure, which was found to be 3.65 at the same frequency described above. A MIM structure is usually designed to evaluate the leakage current of oxides applied for electrical or optoelectronic devices. [27] [28] [29] [30] Evaluating the leakage current and capacitance indicated that the SiO 2 is applicable as a passivation layer in the PEC LED.
Conclusions
We have successfully fabricated PEC LEDs with an ultra-thin SiO 2 film as a passivation layer. The SiO 2 thin film was deposited on the GaN mesa edge using PECVD by varying the deposition temperature from 150°C to 350°C. AFM measurements demonstrate that the SiO 2 surface roughness was larger at a lower deposition temperature than a higher temperature. V f characteristics were recorded for continuous ten thousand probe times and the curve of the V f remained stable at the SiO 2 deposition temperature of 150°C, 200°C and 250°C. Power output degradation further demonstrates that the 250°C-deposited SiO 2 passivation layer effectively stabilizes the PEC LED in the accelerated reliability test. A MIM structure using SiO 2 as the dielectric indicates the leakage current density was close to 10 −8 A cm −2 with the minimum one lower than 10 −12 A cm −2 . The relative dielectric constant of the SiO 2 (20 nm) was 3.65. The ultra-thin SiO 2 film efficiently passivated the GaN mesa edge and prevented charge accumulation at the surface. Reliability has been improved for PEC LEDs using the ultra-thin SiO 2 film as a passivation layer.
